Plan for p6i Implementation (2)

• Bit vector representation --- loooong in case of cartesian product.
  • Plan 1 --- in-memory bit vectors (p6/SPARC: in-register).
  • Plan 2 --- concatinated (not expanded) representation.
  • Plan 3 --- dynamically switching among multiple representation.